ARTIFICAL INTELLIGENCE APPROACH TO VLSI ROUTING
Material type:
- 621.395 J74a
Item type | Current library | Collection | Call number | URL | Status | Date due | Barcode | Item holds | |
---|---|---|---|---|---|---|---|---|---|
![]() |
PK Kelkar Library, IIT Kanpur | COMPACT STORAGE (BASEMENT) | 621.395 J74a (Browse shelf(Opens below)) | Link to resource | Available | A96912 |
Total holds: 0
Browsing PK Kelkar Library, IIT Kanpur shelves, Collection: COMPACT STORAGE (BASEMENT) Close shelf browser (Hides shelf browser)
![]() |
No cover image available |
![]() |
No cover image available |
![]() |
![]() |
![]() |
||
621.395 In8c Characterization and Metrology for ULSI Technology | 621.395 IN8I MULTIPLE-VALUED LOGIC | 621.395 IN8V VLSI DESIGN | 621.395 J74a ARTIFICAL INTELLIGENCE APPROACH TO VLSI ROUTING | 621.395 K324m Multiprocessor systems on chip | 621.395 K849T TIMING OPTIMIZATION THROUGH CLOCK SKEW SCHEDULING | 621.395 L16t Timed boolean functions |
There are no comments on this title.
Log in to your account to post a comment.