REDUNDANCY TECHNIQUES FOR COMPUTING SYSTEMS
Publication details: Washington Spartan Books 1962Description: 403Subject(s): DDC classification:- 510.7834 Sy68r
| Item type | Current library | Collection | Call number | URL | Status | Date due | Barcode | Item holds | |
|---|---|---|---|---|---|---|---|---|---|
Books
|
PK Kelkar Library, IIT Kanpur | COMPACT STORAGE (BASEMENT) | 510.7834 Sy68r (Browse shelf(Opens below)) | Link to resource | Available | A31641 |
Total holds: 0
Browsing PK Kelkar Library, IIT Kanpur shelves, Collection: COMPACT STORAGE (BASEMENT) Close shelf browser (Hides shelf browser)
| No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | No cover image available | ||
| 510.7834 St91i INTRODUCTORY COMPUTER PROGRAMMING | 510.7834 Su64a ANALYSIS OF A LONG-TIME DELAY CIRCUIT FOR DIGITAL APPLICATION | 510.7834 Sy68r REDUNDANCY TECHNIQUES FOR COMPUTING SYSTEMS | 510.7834 Sy68r REDUNDANCY TECHNIQUES FOR COMPUTING SYSTEMS | 510.7834 T641C COMPUTER AND INFORMATION SCIENCES | 510.7834 W229d DIGITAL COMPUTER TECHNOLOGY AND DESIGN | 510.7834 W229d DIGITAL COMPUTER TECHNOLOGY AND DESIGN |
Sponsored By The U. S. Office Of Naval Research And The Westinghouse Electric Corp.
There are no comments on this title.
Log in to your account to post a comment.