Verification by error modeling using testing techniques in hardware verification - Radecka, Katarzyna; Zilic, Zeljko (Boston Kluwer Academic Publishers, 2003)
Keywords: Integrated circuits; Very Large Scale Integration; Computer Aided design